A Fast and Energy Efficient Radix-8 Booth Multiplier using Brent kung Parallel prefix Adder

نویسندگان

  • G Siddartha
  • K Chaitanya
چکیده

An exceptional moduli set Residue Number System (RNS) of high element go (DR) can accelerate the execution of very large word-length tedious increases found in applications like open key cryptography. The modulo 2-1 multiplier is normally the noncritical data path among all modulo multipliers in such high-DR RNS multiplier. This planning slack can be abused to diminish the framework region and power utilization without trading off the framework execution. With this statute, a group of radix-8 Booth encoded modulo 2-1 multipliers, with defer versatile to the RNS multiplier postponement, is proposed. The modulo 2-1 multiplier deferral is made versatile by controlling the word-length of the swell convey snake, k utilized for radix-8 hard numerous era. Formal criteria for the choice of the snake word-length are built up by investigating the impact of shifting k on the planning of multiplier parts. It is demonstrated that for a given k, there exist various plausible estimations of k to such an extent that the aggregate predisposition caused from the in part excess fractional items can be balanced by just a solitary consistent parallel string. This remuneration consistent for various legitimate mixes of n and k can be precomputed at configuration time utilizing number theoretic properties of modulo 2-1 math and hardwired as a halfway item to be aggregated in the convey spare viper tree. The versatile deferral of the proposed group of multipliers is supported by CMOS executions. In a RNS multiplier, when the basic modulo multiplier delay is essentially more noteworthy than the noncritical modulo 2-1 multiplier delay, k=n and k=n/3 are suggested for n not separable by three and distinguishable by three, individually. On the other hand, when this distinction lessens, k is better chosen as n/4 and n/6 for n not separable by three and distinct by three, individually. Our combination comes about demonstrate that the proposed radix-8 Booth encoded modulo 2-1 multiplier spares generous region and power utilization over the radix-4 Booth encoded multiplier in medium to substantial word-length RNS augmentation.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Digital Computer Arithmetic Datapath Design Using Verilog HDL, James E. Stine, Kluwer Academic Publishers, Boston, 2004, ISBN 1-4020-7710-6. Hardcover, pp 180, plus XI

ion, 7Additionblock carry lookahead generator (BCLG), 36carry lookahead adder (CLA), 34carry lookahead generator (CLG), 34carry propagate addition (CPA), 29carry select adder (CSEA), 43carry skip adder (CKSA), 40generate, 29half adders, 28prefix adder, 49propagate, 29reduced full adder (RFA), 38ripple carry adder (RCA), 30ripple carry adde...

متن کامل

High speed Radix-4 Booth scheme in CNTFET technology for high performance parallel multipliers

A novel and robust scheme for radix-4 Booth scheme implemented in Carbon Nanotube Field-Effect Transistor (CNTFET) technology has been presented in this paper. The main advantage of the proposed scheme is its improved speed performance compared with previous designs. With the help of modifications applied to the encoder section using Pass Transistor Logic (PTL), the corresponding capacitances o...

متن کامل

Design and Simulation of Radix-8 Booth Encoder Multiplier for Signed and Unsigned Numbers

The multiplication operation is present in many parts of a digital system or digital computer, most notably in signal processing, graphics and scientific computation. With advances in technology, various techniques have been proposed to design multipliers, which offer high speed, low power consumption and lesser area. Thus making them suitable for various high speeds, low power compact VLSI imp...

متن کامل

Modified Booth Multiplier using Wallace Structure and Efficient Carry Select Adder

The multiplier forms the core of systems such as FIR filters, Digital Signal Processors and Microprocessors etc. This paper presents a model of two different 16X16 bit multipliers. First is Radix-4 Multiplier with SQRT CSLA and Second one is Radix -4 multiplier with Modified SQRT CSLA. Modified Booth Algorithm is used for Partial Products Generation. Wallace Tree Structure is used to accumulate...

متن کامل

Reconfigurable Power-Aware Scalable Booth Multiplier

An energy-efficient power-aware design is highly desirable for digital signal processing functions that encounter a wide diversity of operating scenarios in battery-powered intelligent wireless sensor network systems. To address this issue, we present a reconfigurable power-aware scalable Booth multiplier designed to provide low power consumption for DSP applications in highly changing environm...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2017